Abstract -A simple approach for manufacturing quasi-planar tri-gate bulk MOSFET structures is demonstrated and shown to be effective for reducing variation in 6T-SRAM read and write margins, in an early 28nm CMOS technology. With optimization of the pocket implant doses, quasi-planar bulk CMOS technology can facilitate voltage scaling. It also provides a means to achieve high yield with a notch-less 6T-SRAM cell layout, to facilitate area scaling.
I. INTRODUCTION
A challenge for continued SRAM scaling is threshold voltage (V T ) mismatch due to process-induced variations [1] , which degrades the minimum operating voltage (V min ) of an SRAM array [2] . To address this challenge, an improved transistor design that provides for reduced short-channel effects (i.e., improved gate control over the channel potential) is required. The quasi-planar tri-gate bulk MOSFET [3] is an example of such a design; it utilizes a gate electrode that is physically wrapped around the top portion of the channel region to provide for greater capacitive coupling between the gate and the channel region [4] . In this work, a timed etch in dilute hydrofluoric (HF) acid solution is used to recess the isolation oxide prior to gate-stack formation, to form quasiplanar bulk MOSFETs using an otherwise conventional fabrication process flow.
Improvements in transistor performance and SRAM yield are demonstrated in an early 28nm CMOS technology. The benefits of quasi-planar bulk MOSFET technology for voltage and area scaling are then assessed using three-dimensional (3-D) device simulations with atomistic doping profiles and analytical modeling to estimate 6T-SRAM cell yield for 22nm CMOS technology. 
II. DEVICE FABRICATION AND RESULTS
Individual logic transistors and 6T-SRAM arrays (~2500 cells per DUT) were fabricated using a standard test-chip mask set with an early 28nm low power CMOS technology which incorporates only dual stress liners for performance enhancement. The sequence of front-end-of-line fabrication process steps is illustrated in Fig. 1 . After conventional shallow trench isolation (STI), well formation and V T -adjust ion implantation, the STI oxide was recessed by a small amount (15nm) just prior to gate-stack formation. Fig. 2 shows plan-view scanning electron microscopy and cross-sectional transmission electron microscopy images of a fabricated SRAM cell. Due to improved gate control, the quasi-planar structure achieves higher drive current (I ON ) for comparable off-state leakage current (I OFF ), as shown in Fig. 3 . On average, I ON is improved by 82%, 50%, and 79% for the pass-gate (PG), pull- 978-1-4244-6661-0/10/$26.00 ©2010 IEEEdown (PD), and pull-up (PU) devices, respectively. The standard compact model can be well fit to quasi-planar bulk MOSFET characteristics, including the body effect (Fig. 4) . Good short-channel control is maintained with the quasiplanar structure despite the lower pocket doping (Fig. 6a) . In this early 28nm technology, the PMOS devices have lighter pocket doping than the NMOS devices, so that variation in V T decreases when the STI oxide is recessed, due to the improved electrostatic integrity of the quasi-planar structure. However, if an even lighter pocket implant dose is used, then V T variation increases slightly, as shown in Fig. 5c , due to slightly degraded short-channel control (Fig. 6b) . 1.E-11
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III. MEASURED 28NM SRAM RESULTS
With lighter pocket doping to reduce the impact of RDF, the quasi-planar structure results in reduced variability in SRAM read margin (SNM) and write margin (WRM) when the STI oxide is recessed, as shown in Fig. 7 . Supply-voltage (V dd ) reduction is desirable to reduce power density and/or facilitate increased transistor density. Generally, however, relative variability increases as the gate overdrive (V dd -V T ) decreases, so that yield (gauged by 3-sigma/median) is degraded. Fig. 8 shows that the degradation in SNM yield with V dd scaling can be dramatically reduced for quasi-planar bulk CMOS technology. With optimized pocket implant doses for both NMOS and PMOS devices (not achieved here), similar improvement is expected for WRM yield. The reverse narrow width effect, i.e., V T reduction with decreasing channel width (W), stems from increased gate control for narrower channel width (due to fringing electric fields between the gate electrode and channel sidewalls). This effect is slightly worsened when the STI oxide is recessed, i.e., quasi-planar devices show slightly increased sensitivity of V T to variations in W, as shown in Fig. 9 . Overall, however, variability is reduced for quasi-planar devices due to improved short channel control, which provides for the improved SRAM yield seen in Figs. 7 and 8. 
IV. 22NM BULK SRAM CELL DESIGN STUDY
Layout dimensions for 22nm (25nm drawn gate length) 6-T SRAM cells were selected based on recent publications [6] [7] [8] [9] [10] and are summarized in Table I for a conventional notched cell layout. The quasi-planar bulk MOSFET design was optimized via 3-D device simulations to achieve the highest I ON for I OFF = 3nA/um, at V dd = 1V: electrical channel length (distance between the points where the source/drain doping profiles fall to 2×10 19 cm -3 ) L eff = 27nm; effective oxide thickness EOT = 9Å; source/drain extension junction depth X J,ext = 10nm. Near-band-edge gate work functions (4.2eV for NMOS, 5.1eV for PMOS) are assumed. The STI recess depth (H si ) is 10 nm, to maintain a low aspect ratio for ease of fabrication. The retrograde channel doping profile is assumed to have a gradient of 4nm/dec and peak doping concentration = 10 19 cm -3 at a depth T si below the top channel surface. The planar bulk MOSFET design (for comparison) was optimized in the same manner.
The benefit of quasi-planar bulk CMOS technology for improved SRAM cell yield is assessed using the concept of cell sigma, defined as the minimum amount of variation for read/write failure [11] [12] . Random V T variation due to gate line-edge-roughness (LER) and RDF was estimated from 3-D Monte Carlo device simulations with realistic gate profiles and atomistic doping profiles, as described in [12] . Random V T variation due to gate work function variations was estimated from [13] . Variations in transistor performance due to systematic variations in L eff , W, EOT, and H si (each assumed to have Gaussian distributions, with ±10% corresponding to 3-sigma variation) as well as random V T variations are considered in estimating SRAM cell yield.
As shown in Fig. 10 , quasi-planar SRAM cells are projected to provide for >1 sigma improvement in read and write yields as compared with the planar SRAM cell, across a wide range of V dd , primarily due to reduced V T variation. As described in [14] , the quasi-planar bulk MOSFET offers a new method of V T adjustment, via tuning of the retrograde channel doping depth, to mitigate the tradeoff between reduced RDFinduced random V T variation and improved short-channel control. This feature is leveraged in the notch-less quasiplanar SRAM cell design, in which the PD and PU devices have deeper retrograde channel doping profiles (such that T Si > H Si ) and hence lower V T [14] , to achieve cell beta ratio > 1. The optimal T si values to satisfy the 6-sigma (read and write) yield requirement were determined to be 14nm/10nm/14nm for the PD/PG/PU devices. For V dd down to ~0.8V, a notchless quasi-planar cell design with W PD = W PG = W PU = 35nm can meet the 6-sigma yield requirement while providing for significant (~10%) cell area savings as compared to the conventional notched cell design. (Here W PU is constrained to be equal to W PD and W PG so as to be compatible with a regularly corrugated starting substrate [5] for improved W control.) Interestingly, the nominal SNM for the notch-less quasi-planar cell design is less sensitive to V dd : it decreases by only 52 mV (from 174 mV to 122 mV) as V dd is decreased from 0.9V to 0.5V, whereas the nominal SNM for the notched planar cell design decreases by 92 mV (from 180mV to 88mV) over the same V dd range. This is because the benefit of the quasi-planar structure (improved sub-threshold swing) is greater for the narrower PD devices used in the notch-less cell design, so that they operate in the linear regime down to lower V dd . Since variability decreases with decreasing V dd (due to reduced short-channel effect and drain-induced barrier lowering), the SNM cell sigma stays relatively constant with decreasing V dd , down to 0.6V, for the notch-less quasi-planar cell design. It should be noted that the notch-less cell design is expected to provide for reduced transistor mismatch arising from systematic variations in W, but that this benefit is not presumed for the SRAM cell yield analysis herein.
V. CONCLUSION
A simple process for achieving quasi-planar tri-gate bulk MOSFET structures is demonstrated in an early 28nm CMOS technology. With appropriate adjustments in the pocket implant doses, quasi-planar bulk CMOS technology can provide for improved performance and reduced variability, and thus can facilitate the scaling of SRAM operating voltage. Since the tradeoff between reduced RDF-induced random V T variation and improved short-channel control is mitigated for quasi-planar CMOS technology, V T (rather than W) adjustment can be used to tune the cell beta ratio and meet the 6-sigma yield requirements with a smaller cell.
